View of Design and Implementation of Three Novel CMOS Flipflops in 45 Nm for Low Power, High Speed and Energy Efficiency Applications

Return to Article Details Design and Implementation of Three Novel CMOS Flipflops in 45 Nm for Low Power, High Speed and Energy Efficiency Applications Download Download PDF